

#### DEPARTMENT OF COMPUTER SYSTEM ENGINEERING Digital Integrated Circuits - ENCS333

Dr. Khader Mohammad Lecture #7

Static CMOS Logic

## **Digital Integrated Circuits**

|   | ourse topics and ochedule                          |
|---|--|
|   | Subject  |
| 1 | Introduction to Digital Integrated Circuits Design |
| 2 | Semiconductor material: pn-junction, NMOS, PMOS    |
| 3 | IC Manufacturing and Design Metrics CMOS           |
| 4 | Transistor Devices and Logic Design                |
| - | The CIVIOS Inverter                                |
| 5 | Combinational logic structures                     |
| 6 | Layout of an Inverter and basic gates              |
| 7 | Static & Dynamic CMOS Logic                        |
| 8 |  |
| 9 | Sequential logic gates; Latches and Flip-Flops     |
|   | Parasitic Capacitance Estimation                   |
|   | Device modeling parameterization from I-V curves.  |
|   | Short Test   |
|   | Arithmetic building blocks                         |
|   | Interconnect: R, L and C - Wire modeling           |
|   | Timing   |
|   | Power dissipation;                                 |
|   | SPICE Simulation Techniques ( Project )            |
|   | Memories and array structures                      |
|   | Midterm  |
|   | Clock Distribution                                 |
|   | Supply and Threshold Voltage Scaling               |
|   | Reliability and IC qualification process           |
|   | Advanced Voltage Scaling Techniques                |

#### PROCESS FILE LINK:

- <u>https://github.com/siwS/vlsi/blob/master/vlsi</u>
- http://ptm.asu.edu/
- www.mosis.orgwww.mosis.org

## Agenda

- General complementary logic design, perspective, stick-figure circuit diagrams
- •Examples: constructing PDN/PUN duals,
- logic -> circuit, circuit -> logic,
- circuit -> layout, layout -> circuit,
- cross sectional views of layout

### What is a MOSFET?

A resistor: 
$$R_n = \frac{1}{\mu_n C_{ox} (V_{GS} - V_{Tn})} \left(\frac{L}{W}\right)$$

 (among other things ...) Increasing W decreases the resistance; allows more current to flow

Oxide capacitance  $C_{ox} = \varepsilon_{ox}/t_{ox}$  [F/cm<sup>2</sup>] Transconductance  $\beta_n = \mu_n C_{ox} \left(\frac{W}{L}\right) = k'_n \left(\frac{W}{L}\right)$ Gate capacitance  $C_G = C_{ox}WL$  [F]

#### nFET vs. pFET

$$R_{n} = \frac{1}{\beta_{n}(V_{DD} - V_{Tn})} \qquad \beta_{n} = \mu_{n}C_{ox}\left(\frac{W}{L}\right)_{n}$$
$$R_{p} = \frac{1}{\beta_{p}(V_{DD} - |V_{Tp}|)} \qquad \beta_{p} = \mu_{p}C_{ox}\left(\frac{W}{L}\right)_{p}$$

$$\begin{array}{ll} \frac{\mu_n}{\mu_p} &= \ \textit{r} & \ \ \text{Typically} \\ \mu_p & \ \ (2 \ .. \ 3) \end{array}$$

(µ is the carrier mobility through device)

(We will return to this later ...)

## **Complementary Design**



- PMOS "Pull-Up" Network (PUN)
- NMOS "Pull-Down" Network (PDN)

## Why Division?







PMOS will pass a "1" NMOS will pass a "0"

NMOS will not pass a "1" PMOS will not pass a "0"

## **Implements Arbitrary Logic**



- Pull-Up Network: on when function = 1
- Pull-Down Network: on when function = 0

## **Static CMOS: Perspective**

• "Static" as in "output is logic function of inputs, and, given stable inputs, does not change over time"

 Propagation delay function of load capacitance and resistance of transistors

#### **PROS**:

- Full rail-to-rail swing; high noise margins
- Logic levels not dependent upon relative device sizes
- Always a path to Vdd or Gnd in steady state; low output impedance
- Extremely high input resistance; nearly zero steady-state input current
- No direct path steady state between power and ground; no static power dissipation

#### CONS:

• N inputs => 2N transistors in design

## **Constructing the Dual**



Transistors in parallel are in series in dual; transistors in series are in parallel in dual

This is the physical realization of DeMorgan's theorems:
A + B = A • B [!(A + B) = !A • !B or !(A | B) = !A & !B]

• A • B = A + B [!(A • B) = !A + !B or !(A & B) = !A | !B]

### **Complex CMOS Gate**



## **Constructing a Complex Gate**



(a) pull-down network



(b) Deriving the pull-up network hierarchically by identifying sub-nets



#### **Complex CMOS Gate**

**Constructing the Dual** 

**Constructing the Dual** 





### Examples: Logic <-> Circuit

XOR [out =  $\sim (\overline{A}\overline{B} + AB)$ ]



### Examples: Logic <-> Circuit

out =  $\sim (\overline{A} \cdot (\overline{C} + \overline{BD}))$ 



## Examples: Layout <-> Circuit

#### NOT ALL LAYOUTS ARE CREATED EQUAL

Let's look at two "equivalent" approaches



## Examples: Layout <-> Circuit



VDD

GND

- Introduced by Mead & Conway in 80's
- Every line of conduction-material layer is represented by line of distinct color



In terms of stick diagrams, we thus say that an nFET is formed whenever

Red (Poly) crosses over Green (Active)

This is consistent with a top view of the transistor.

A pFET is described by the same "red over green" coding, but the crossing point is contained within an nWell boundary



The rules for constructing stick diagrams are based on the characteristics of the conducting layers.

- Only the routing is important, not the line widths
- Red over green gives a FET (Poly) (Active)



 Blue may cross over green or red without a connection (Active) (Poly)







Metal lines on different layers can cross one another. Contacting two metal lines requires a via







OUT = ABC + D





#### Examples





4-input NOR





#### Examples

out = ~( A • ( C + BD ))







## Schematic Design Goal

- The aim of schematic design is to create a circuit which works at operating conditions defined in specification and have the parameter values needed
- Schematic design
  - Structural synthesis
  - Parametric synthesis
  - Parametric optimization

### **Circuit Selection**

- Usually a known circuit structure is selected
- Design can find a convenient structure which is known to be good for the problem being solved





### Schematic Design



### **Parametric Optimization**

- Each device has configurable parameters
- Schematic designer changes these parameters to get a circuit which meets the specification



Transistor gate width and length, or resistor dimensions can be changed to change their electrical characteristics.

## Layout Versus Schematic (LVS)



#### Layout Parasitic Extraction (LPE)

 There is a parasitic extractor tool which calculates parasitic devices present in layout adds them back to circuit



#### Simulation of Extracted Netlist



#### Deliverables

- Completed design is a set of files which represent different design views:
  - SPICE netlist format is used to deliver schematic view
  - GDSII binary format is used to deliver layout of the circuit

Х

Х



## **SPICE** Description Example

- SPICE is a hardware description language (HDL) which enables to describe circuit at device level
- It has text-based format so is readable and can be easily modified



### An Example of GDSII File

# GDSII is binary format, therefore it is not readable



#### Inverter.gds

| 02000200 60000201 1C000300 02000600                     |
|---|
| 01000E00 02000200 60002500 01000E00%` 000010            |
| 42494C45 4C504D41 58450602 12002500 .%EXAMPLELIB 000020 |
| 413E0503 14000300 02220600 59524152 RARY">A 000030      |
| 1C00545A 9BA02FB8 4439EFA7 C64B3789 .7K9D./ZT 00004     |
| 60000000 01000E00 02000200 60000205`` 000050            |
| 58450606 0C001100 01000E00 02000200EX 000060            |
| 0100020D 06000008 04000045 4C504D41 AMPLE 000070        |
| 0000F0D8 FFFF0310 2C000000 020E0600, 000080             |
| FFFF204E 00001027 0000204E 00001027 'N'N 000090         |
| 0000F0D8 FFFFF0D8 FFFFF0D8 FFFFF0D8 0000A0              |
| 00000004 04000007 04000011 04001027 ' 0000B0            |
| 0000000 0000000 0000000 0000000                         |
### **Cell Based Automated Design**



### Concept of Automated Design

 Any digital function can be easily converted to a logic circuit. Synthesis tool uses this to automatically synthesize circuit from functional description.



# Concept of Automated Design (2)

 If primitive (standard) cells are previously designed, large number of various digital circuits can be built using these parts



### **Basic Steps of Synthesis**



# **Digital IC Specification**

- Description of Digital IC functionality
- With the help of Verilog or VHDL in the specification
- An example of specification line:
  - if incoming\_call AND line\_is\_available then RING;
- The specifications of contemporary Digital IC can contain millions of lines, can be created by a collective of numerous participants within a few months

# Logic Synthesis

 Logic synthesis is the process which produces logic circuit from circuit description



# Logic Synthesis (2)

- Logic synthesis also optimizes the circuit.
  - The problem:
    - circuit simply created from function can possibly operate not as expected.



The delay of U1 element will affect final result



Additional elements should be added to the circuit to ensure correct operation

# Main Optimization Trade-Offs

- Circuit design is a tradeoff of timing, power and area
- Timing optimization
  - Goal: small delays
- Power optimization
  - Goal: low power consumption
- Area optimization
  - Goal: small area



Same function: Y=a+b+c+d



### **Test Creation**

 Automatic test patterns (ATPG) are generated for synthesized circuit that can be used to test the design after fabrication.



# **Physical Synthesis**

Physical synthesis is the process that produces layout of logic circuit.



# Physical Synthesis Steps

- Floorplanning
- Placement
- Routing

# Floorplanning

• During the floorplanning step the overall cell is defined, including: cell size, supply network, etc.



Floorplan

### Placement

- Placement exact placement of modules (modules can be standard cells, IPs)
  - The goal is to minimize the total area and interconnect length



# Unit Tile

- Placement uses grid in which cells are placed
- Floorplanning 'unit tile' cell to build this grid
  - Unit tile is defined by a library developer
  - All the cells in the library are designed to be multiple to unit tile



# Routing

- Routing connects placed cells according to schematic
  - The goal is minimal impact of interconnects on circuit operation



Placed design



Routed design

## **Digital IC Design Flow**



### Design Environment of Logic Synthesis

Constraints



### Design Environment of Physical Synthesis



### Circuit Optimization During Physical Synthesis

- Physical synthesis not only places and routes the cells of a circuit but also optimizes the cell as required by the designer
- Optimizations
  - Area
  - Interconnect length
  - Power density
  - Clock distribution
  - ...

Physical Synthesis Circuit Optimization Example: Clock Delay Problems

 All clock pins are driven by a single clock source



#### Physical Synthesis Circuit Optimization Example: Clock Tree Synthesis

• A buffer tree is built to balance the loads and minimize the delays



# **Digital Standard Cell Library**

- Digital standard cell library (DSCL) is a set of cells which is used to design large ICs
- Cell number can be minimal, but the larger and more comprehensive is the set the more flexible will be synthesis, and the better will be the resulting circuit operation.

## Digital Standard Cell Library: Gates

- Boolean logic is a set of functions defined on binary valued variables
  - Variable values may be defined in any of several ways: {1,0}, {True,False}, {On,Off}, {High,Low}, {2.5V,0V}, {VDD, VSS}
  - A logic function performs transformation on a set of boolean variables and constants

### **Basic Logic Gates**





### Basic Logic Gates (2)



### Basic Logic Gates (3)

XOR: XOR(0,1)=XOR(1,0)=1, otherwise 0



XNOR: NOT(XOR) (Equivalent Gate)



# Standard Cell Specification Example

- The SAED\_EDK32/28\_CORE Digital Standard Cell Library will be built using SAED32/28nm 1P9M 1.05V/1.8V/2.5V design rules.
- The library will be created aimed at optimizing the main characteristics of designed integrated circuits by its help.
- The library will include typical miscellaneous combinational and sequential logic cells for different drive strengths.
- Besides, the library will contain all the cells which are required for different styles of low power (multi-voltage, multi-threshold) designs. Those are: Isolation Cells, Level Shifters, Retention Flip-Flops, Always-on Buffers and Power Gating Cells.
- The presence of all these cells will provide the support of integrated circuits design with different core voltages to minimize dynamic and leakage power.

### Low Power Design Techniques Overview



### Standard Cell General Information

| Symbol       | State                          |
|--------------|--------------------------------|
| L ("0")      | LOW Logic Level                |
| H ("1")      | HIGH Logic Level               |
| Z            | High-impedance State           |
| LH ("0"→"1") | LOW to HIGH Transition         |
| HL ("1"→"0") | HIGH to LOW Transition         |
| Х            | Either HIGH or LOW Logic Level |

# **Operating Conditions**

 SAED\_EDK32/28\_CORE Digital Standard Cell Library specification is given for 1.2V operation. The used process technology will be SAED32/28nm 1P9M 1.05V/1.8V/2.5V, but only the 1P1M option will be used.

| Parameter                   | Min   | Тур  | Max   | Units |
|-----------------------------|-------|------|-------|-------|
| Power Supply (VDD) range    | 0.945 | 1.05 | 1.061 | V     |
| Operating Temperature range | -40   | +25  | +125  | °C    |
| Operating Frequency (F)     | -     | 300  | -     | MHz   |

### DC Parameters and Measurement Conditions of Digital Cells

| Ν  | Parameter                             | Unit | Symbol  | Figure   | Definition   |
|----|---------------------------------------|------|---|--|--|
| 1. | Voltage<br>Transfer<br>Characteristic | -    | VTC   |  | DC functional<br>dependence<br>between input and<br>output voltages.                 |
| 2. | Output high level voltage (nominal)   | V    | V <sub>OHN</sub> =V <sub>DD</sub>                           |  | Output high voltage<br>at nominal<br>condition, usually<br>equals to V <sub>DD</sub> |
| 3. | Output low level voltage (nominal)    | V    | V <sub>OLN</sub> =0<br>(V <sub>OLN</sub> =V <sub>SS</sub> ) |  | Output low voltage<br>at nominal<br>condition, usually<br>V <sub>OLN</sub> =0        |
| 4. | Switching point voltage               | V    | V <sub>SP</sub>   | Vout<br>V <sub>DD</sub><br>V <sub>SP</sub><br>V <sub>SP</sub><br>V <sub>SP</sub><br>V <sub>DD</sub><br>V <sub>IN</sub> | Point on VTC where<br>VOUT =VIN  |

### DC Parameters and Measurement Conditions of Digital Cells (2)

| Ν  | Parameter                         | Unit | Symbol             | Figure  | Definition                               |
|----|-----------------------------------|------|--------------------|---|--|
| 5. | Output high level minimum voltage | V    | V <sub>OHMIN</sub> | VOUT<br>VDD<br>OHMIN<br>0<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>V | Highest output<br>voltage at slope= -1   |
| 6. | Output low level maximum voltage  | V    | V <sub>OLMAX</sub> | VOLTAX  | Lowest output<br>voltage at slope= -1    |
| 7. | Input minimum high<br>voltage     | V    | V <sub>IHMIN</sub> |   | Highest input<br>voltage at slope = -1   |
| 8. | Input maximum low<br>voltage      | V    | V <sub>ILMAX</sub> |   | Lowest input voltage<br>at<br>slope = -1 |

### DC Parameters and Measurement Conditions of Digital Cells (3)

| Ν   | Parameter  | Unit | Symbol                                      | Figure  | Definition  |
|-----|--|------|---|---------|---|
| 9.  | High state noise<br>Margin                                 | V    | NMH= V <sub>OHMIN</sub> -V <sub>IHMIN</sub> | Voltage | The maximum input noise<br>voltage which does not<br>change the output state when<br>its value is subtracted from<br>the input high level voltage |
| 10. | Low state noise margin                                     | V    | NML=V <sub>ILMAX</sub> -V <sub>OLMAX</sub>  | Voltage | The maximum input noise<br>voltage which does not change<br>the output state when added to<br>the input low level voltage                         |
| 11. | Static leakage current consumption at output on high state | uA   | I <sub>LEAKH</sub>                          | None    | The current consumed when the output is high  |
| 12. | Leakage power<br>consumption<br>(dissipation) at output    | pW   | $P_{LEAKL} = V_DD \ge I_{LEAK}$             | None    | The power consumed when the output is high  |

### DC Parameters and Measurement Conditions of Digital Cells (4)

| Ν   | Parameter   | Unit | Symbol                                | Figure | Definition                                       |
|-----|---|------|---------------------------------------|--------|--|
| 13. | Leakage power consumption<br>(dissipation) at output on<br>high state | рW   | $P_{LEAKL} = V_{DD} \times I_{LEAKH}$ | None   | The power<br>consumed when<br>the output is high |
| 14. | Leakage power consumption<br>(dissipation) at output on<br>high state | рW   | PLEAKL=VDD x ILEAKL                   | None   | The power<br>consumed when<br>the output is low  |

### AC Parameters and Measurement Conditions of Digital Cells

| Ν  | Parameter  | Unit | Symbol                                 | Figure   | Definition   |
|----|--|------|--|--|--|
| 1. | Rise transition time                                   | ns   | t <sub>R</sub>                         | $V_{SS} \xrightarrow{0.1V_{DD}} t_{R}$                 | The time it takes a driving pin to make a transition from $kV_{DD}$ to (1-k) $V_{DD}$ value. Usually k=0.1 (also possible k=0.2, 0.3, etc)                         |
| 2. | Fall transition time                                   | ns   | t <sub>F</sub>                         | $V_{DD}$<br>0.9V <sub>DD</sub><br>$0.1V_{DD}$<br>$t_F$ | The time it takes a driving pin to make a transition from $(1-k)V_{DD}$ to $kV_{DD}$ value. Usually k=0.1 (also possible k=0.2, 0.3, etc)                          |
| 3. | Propagation delay<br>low-to-high<br>(Rise propagation) | ns   | t <sub>PLH</sub><br>(t <sub>PR</sub> ) |  | Time difference between the input signal crossing a $0.5V_{DD}$ and the output signal crossing its $0.5V_{DD}$ when the output signal is changing from low to high |

### AC Parameters and Measurement Conditions of Digital Cells (2)

| Ν  | Parameter   | Unit | Symbol   | Figure | Definition   |
|----|---|------|--|--------|--|
| 4. | Propagation<br>delay<br>high-to-low<br>(Fall propagation) | ns   | t <sub>PHL</sub><br>(t <sub>PF</sub> )                                 |        | Time difference between the input signal crossing a $0.5V_{DD}$ and the output signal crossing its $0.5V_{DD}$ when the output signal is changing from high to low |
| 5. | Average supply current                                    | uA   | $I_{V_{DD}AVG} = {\begin{matrix} T \\ 0 \end{matrix}} I_{V_{DD}}(t)dt$ |        | The power supply current average value for a period (T)  |
| 6. | Supply peak current                                       | uA   | $I_{VDDPEAK} = \\ = max(I_{VDD}(t)) \\ t \in [0;T]$                    |        | The peak value of power supply current within one period (T)   |
| 7. | Dynamic power dissipation                                 | рW   | P <sub>DISDYN</sub> =<br>=I <sub>VDDAVG</sub> x V <sub>DD</sub>        |        | The average power consumed from the power supply   |
| 8. | Power-delay<br>product                                    | nJ   | PD=PDISDYN x<br>x max<br>(tPHL,tPLH)                                   |        | The product of consumed power and the largest propagation delay  |
#### AC Parameters and Measurement Conditions of Digital Cells (3)

| Ν   | Parameter  | Unit | Symbol  | Figure | Definition   |
|-----|--|------|---|--------|--|
| 9.  | Energy-delay<br>product                                    | nJs  | ED=PD x<br>x max(t <sub>PHL</sub> ,t <sub>PLH</sub> ) |        | The product of PD and the largest propagation delay  |
| 10. | Switching fall power                                       | nJ   | $P_{SWF} = (C_{LOAD} + C_{OUTF}) x$ $x V_{DD}^{2/2}$  |        | The energy dissipated on a fall transition. $(C_{OUTF}$ is the output fall capacitance)  |
| 11. | Minimum clock pulse<br>(only for flip-flops or<br>latches) | ns   | t <sub>PWH</sub> (t <sub>PWL</sub> )                  |        | The time interval during which the clock<br>signal is high or low, so that it ensures<br>proper operation of a flip-flop or a latch  |
| 12. | Setup time<br>(only for flip-flops or<br>latches)          | ns   | t <sub>PWH</sub> (t <sub>PWL</sub> )                  |        | The time interval during which the clock<br>signal is high or low, so that it ensures<br>proper operation of a flip-flop or a latch  |
| 13. | Setup time<br>(only for flip-flops or<br>latches)          | ns   | t <sub>su</sub>                                       |        | The minimum period in which the input<br>data to a flip-flop or a latch must be stable<br>before the active edge of the clock occurs |

#### AC Parameters and Measurement Conditions of Digital Cells (4)

| Ν   | Parameter   | Unit | Symbol            | Figure                         | Definition  |
|-----|---|------|-------------------|--------------------------------|---|
| 14. | Hold time<br>(only for flip-flops<br>or latches)  | ns   | t <sub>H</sub>    |                                | The minimum period in which the input data to a flip-flop or a latch must remain stable after the active edge of the clock has occurred                             |
| 15. | Clock-to-output<br>time<br>(only for flip-flops<br>or latches)                            | ns   | t <sub>CLKQ</sub> |                                | The amount of time that takes the output signal to change after clock's active edge is applied  |
| 16. | Removal time<br>(only for flip-flops<br>or latches with<br>asynchronous<br>Set or Reset). | ns   | t <sub>REM</sub>  | SET (RESET)<br>0.5VDD<br>CLOCK | The minimum time in which the<br>asynchronous Set or Reset pin to a<br>flip-flop or latch must remain enabled<br>after the active edge of the clock has<br>occurred |

#### AC Parameters and Measurement Conditions of Digital Cells (5)

| Ν   | Parameter   | Unit | Symbol           | Figure  | Definition  |
|-----|---|------|------------------|---|---|
| 17. | Recovery time<br>(only for flip-flops and<br>latches with asynchronous<br>Set or Reset) | ns   | t <sub>REC</sub> |   | The minimum time in which Set or Reset must be<br>held stable after being deasserted before next<br>active edge of the clock occurs |
| 18. | From high to Z-state entry time, (only for tri-state output cells)                      | ns   | t <sub>HZ</sub>  | 0.5V <sub>DD</sub><br>SET ( <u>RESET</u> )<br>CLOCK | The amount of time that takes the output to change from high to Z-state after control signal is applied                             |
| 19. | From low to Z-state entry<br>time, (only for tri-state<br>output cells)                 | ns   | t <sub>LZ</sub>  |   | The amount of time that takes the output to change from low to Z-state after control signal is applied                              |
| 20. | From Z to high-state exit<br>time<br>(only for tri-state output<br>cells)               | ns   | t <sub>ZH</sub>  |   | The amount of time that takes the output to change from Z to high-state after control signal is applied                             |
| 21. | From Z to low-state exit<br>time<br>(only for tri-state output<br>cells)                | ns   | t <sub>ZL</sub>  |   | The amount of time that takes the output to change from Z to low-state after control signal is applied                              |
| 22. | Input pin capacitance   | pF   | C <sub>IN</sub>  |   | Defines the load of an output pin   |
| 23. | Maximum capacitance   | pF   | C <sub>MAX</sub> |   | Defines the maximum total capacitive load that an output pin can drive  |

### Standard Cell List Example

| No | Cell Description  | Drive<br>Strength                       | Cell Name  |
|----|---|---|------------|
|    | Inverters. Buffers  |   |            |
| 1. | Inverters   | $1 \mathrm{x} \mathrm{C}_{\mathrm{sl}}$ | INVX1      |
| 2. | Inverters   | $2 \mathrm{x} \mathrm{C}_{\mathrm{sl}}$ | INVX2      |
| 3. | Non-inverting Buffer                                      | 4x C <sub>sl</sub>                      | NBUFFX4    |
| 4. | Non-inverting Buffer                                      | 8x C <sub>sl</sub>                      | NBUFFX8    |
| 5. | Tri-state inverting inverting Buffer W/ Low active enable | 2x C <sub>sl</sub>                      | TIBUFFL1X2 |
| 6. | Tri-state inverting inverting Buffer W/ Low active enable | 3x C <sub>sl</sub>                      | TIBUFF1X3  |

# Standard Cell List Example (2)

| No  | Cell Description | Drive Strength     | Cell Name |
|-----|------------------|--------------------|-----------|
|     | Logic Gates      |                    |           |
| 7.  | AND 2-input      | 2x C <sub>sl</sub> | AND2X2    |
| 8.  | AND 2-input      | 3x C <sub>sl</sub> | AND2X3    |
| 9.  | NAND 2-input     | 2x C <sub>sl</sub> | NAND2X2   |
| 10. | NAND 2-input     | 3x C <sub>sl</sub> | NAND2X3   |
| 11. | OR 2-input       | 3x C <sub>sl</sub> | OR2X3     |
| 12. | OR 2-input       | 4x C <sub>sl</sub> | OR2X4     |
| 13. | NOR 2-input      | 2x C <sub>sl</sub> | NOR2X2    |
| 14. | NOR 2-input      | 3x C <sub>sl</sub> | NOR2X3    |

## Standard Cell List Example (3)

| No  | Cell Description    | Drive<br>Strength  | Cell Name |
|-----|---------------------|--------------------|-----------|
|     | Complex Logic Gates |                    |           |
| 15. | AND OR 2/1          | 2x C <sub>sl</sub> | AO21X2    |
| 16. | AND OR 2/1          | 3x C <sub>sl</sub> | AO21X3    |
| 17. | AND-OR-Invert 2/1   | 2x C <sub>sl</sub> | AOI21X2   |
| 18. | AND-OR Invert 2/1   | 3x C <sub>sl</sub> | AOI21X3   |
| 19. | OR AND 2/2          | 3x C <sub>sl</sub> | OA22X3    |
| 20. | OR AND 2/2/1        | 2x C <sub>sl</sub> | OA221X2   |
| 21. | OR AND Invert 2/2/1 | 2x C <sub>sl</sub> | OAI221X2  |
| 22. | OR AND Invert 2/2/1 | 3x C <sub>sl</sub> | OAI221X3  |
| 23. | OR AND Invert 2/2/2 | 3x C <sub>sl</sub> | OAI222X2  |

# Standard Cell List Example (4)

| No  | Cell Description       | Drive<br>Strength  | Cell Name |
|-----|------------------------|--------------------|-----------|
|     | Multiplexers           |                    |           |
| 24. | Multiplexer 2 to 1     | 2x C <sub>sl</sub> | MUX21X2   |
| 25. | Multiplexer 2 to 1     | Зх С <sub>sl</sub> | MUX21X3   |
| 26. | Multiplexer 4 to 1     | 2x C <sub>sl</sub> | MU421X2   |
| 27. | Multiplexer 4 to 1     | 3x C <sub>sl</sub> | MUX41X3   |
|     | Decoders               |                    |           |
| 28. | Decoder 2 to 4         | 2x C <sub>sl</sub> | DEC24X2   |
| 29. | Decoder 2 to 4         | 3x C <sub>sl</sub> | DEC24X3   |
|     | Adders and Subtractors |                    |           |
| 30. | Half Adder 1 bit       | 2x C <sub>sl</sub> | HADDX2    |
| 31. | Half Adder 1 bit       | 3x C <sub>sl</sub> | HADDX2    |
| 32. | Full Adder 1 bit       | 2x C <sub>sl</sub> | FADDX2    |

## Standard Cell List Example (5)

| No  | Cell Description                                  | Drive Strength     | Cell Name  |
|-----|---|--------------------|------------|
|     | D Flip-Flops                                      |                    |            |
| 32. | Pos edge D Flip-Flop                              | 2x C <sub>sl</sub> | DFFX2      |
| 33. | Pos edge D Flip-Flop                              | 4x C <sub>sl</sub> | DFFX4      |
| 34. | Pos edge D Flip-Flop, w/ Async low active Set     | 2x C <sub>sl</sub> | DFFASBX2   |
| 35. | Pos edge D Flip-Flop, w/ Async low active Set     | 4x C <sub>sl</sub> | DFFASBX4   |
| 36. | Neg edge D Flip-Flop                              | 2x C <sub>sl</sub> | DFFNX2     |
| 37. | Neg edge D Flip-Flop                              | 4x C <sub>sl</sub> | DFFNX      |
| 38. | Neg edge D Flip-Flop, w/ Async low active Set     | 2x C <sub>sl</sub> | DFFNASBX2  |
| 39. | Neg edge D Flip-Flop, w/ Async low active Set     | 4x C <sub>sl</sub> | DFFNASBX4  |
|     | Scan D Flip-Flops                                 |                    |            |
| 40. | Scan Pos edge D Flip-Flop                         | 2x C <sub>sl</sub> | SDFFX2     |
| 41. | Scan Pos edge D Flip-Flop                         | 4x C <sub>sl</sub> | SDFFX4     |
| 42. | Scan Pos edge D Flip-Flop w/ Async low active Set | 2x C <sub>sl</sub> | SDFFASBX2  |
| 43. | Scan Pos edge D Flip-Flop w/ Async low active Set | 4x C <sub>sl</sub> | SDFFASBX4  |
| 44  | Scan Neg edge D Flip-Flop                         | 2x C <sub>sl</sub> | SDFFNX2    |
| 45. | Scan Neg edge D Flip-Flop                         | 4x C <sub>sl</sub> | SDFFNX4    |
| 46. | Scan Neg edge D Flip-Flop w/ Async low active Set | 2x C <sub>sl</sub> | SDFFNASBX2 |
| 47. | Scan Neg edge D Flip-Flop w/ Async low active Set | 4x C <sub>sl</sub> | SDFFNASBX4 |

## Standard Cell List Example (6)

| No                  | Cell Description                            | Drive Strength      | Cell Name |
|---------------------|---|---------------------|-----------|
|                     | Latches                                     |                     |           |
| 48.                 | RS NAND Latch                               | 2x C <sub>sl</sub>  | LNANDX2   |
| 49.                 | RS NAND Latch                               | 4x C <sub>sl</sub>  | LNANDX4   |
|                     | Delay Lines                                 |                     |           |
| 50.                 | Non-inverting Delay Line, 0.5 ns            | 2x C <sub>sl</sub>  | DELLN1D1  |
| 51.                 | Non-inverting Delay Line, 0.75 ns           | 2x C <sub>sl</sub>  | DELLN1D2  |
|                     | Pass Gates                                  |                     |           |
| 52.                 | Pass Gate                                   | 2x C <sub>sl</sub>  | PGX2      |
| 53.                 | Pass Gate                                   | Зх С <sub>sl</sub>  | PGX3      |
| <b>Bi-direction</b> | nal Switches                                |                     |           |
| 54.                 | Bi-directional Switch w/ High-active Enable | 2x C <sub>sl</sub>  | BSHEX2    |
| 55.                 | Bi-directional Switch w/ High-active Enable | Зх С <sub>sl</sub>  | BSHEX3    |
|                     | Isolation Cells                             |                     |           |
| 56.                 | Hold 1 Isolation Cell(Logic AND)            | 2x C <sub>sl</sub>  | ISOLANDX2 |
| 57.                 | Hold 1 Isolation Cell(Logic AND)            | 4x C <sub>sl</sub>  | ISOLANDX4 |
|                     | Level Shifters                              |                     |           |
| 58.                 | Low to High Level Shifter                   | 2x C <sub>sl</sub>  | LSUPX2    |
| 59.                 | High to High Level Shifter                  | 4x C <sub>sl</sub>  | LSDNX4    |
| 60.                 | High to High Level Shifter                  | 16x C <sub>sl</sub> | LSDNX16   |

### Standard Cell List Example (7)

| No  | Cell Description  | Drive Strength     | Cell Name  |
|-----|---|--------------------|------------|
|     | Retention Flip-Flops                                      |                    |            |
| 61. | Pos edge Retention D Flip-Flop                            | 2x C <sub>sl</sub> | DRFFX2     |
| 62. | Pos edge Retention D Flip-Flop                            | 4x C <sub>si</sub> | DRFFX4     |
| 63. | Pos edge Retention D Flip-Flop, w/ Async low active Reset | 2x C <sub>sl</sub> | DRFFARBX2  |
| 64. | Pos edge Retention D Flip-Flop, w/ Async low active Reset | 4x C <sub>sl</sub> | DRFFARBX4  |
|     | Power Gating Cells  |                    |            |
| 65. | Header Cell   | 4x C <sub>si</sub> | HEADX4     |
| 66. | Footer Cell   | 4x C <sub>si</sub> | FOOTX4     |
|     | Always on Cells   |                    |            |
| 67. | Always on Non-inverting Buffer                            | 2x C <sub>sl</sub> | AOBUFX2    |
| 68. | Always on Non-inverting Buffer                            | 4x C <sub>si</sub> | AOBUFX4    |
| 69. | Always on Pos edge D Flip-Flop, w/ Async low active Reset | 2x C <sub>sl</sub> | AODFFASBX2 |
| 70. | Always on Pos edge D Flip-Flop, w/ Async low active Reset | 4x C <sub>sl</sub> | AODFFASBX2 |
|     | Additional Cells  |                    |            |
| 71. | Tie High  |                    | TIEH       |
| 72. | Tie Low   |                    | TIEL       |
| 73. | Antenna Diode   |                    | ANTENNA    |
| 74. | Decoupling Capacitance                                    |                    | DCAP       |
|     | Fillers   |                    |            |
| 75. | Filler Cell 1grid width                                   |                    | FILL1      |
| 76. | Filler Cell 2grid width                                   |                    | FILL2      |
| 77. | Double height filler Cell 1grid width                     |                    | DHFILL1    |
| 78. | Double height filler Cell 4grid width                     |                    | DHFILL4    |

#### Standard Cell Example: Inverter



| IN | OUTN |
|----|------|
| 0  | 1    |
| 1  | 0    |

### Standard Cell Example: AND-OR



| IN <sub>1</sub> | $IN_2$ | $IN_3$ | OUT |
|-----------------|--------|--------|-----|
| 1               | 1      | Х      | 1   |
| Х               | Х      | 1      | 1   |
| 0               | Х      | 0      | 0   |
| Х               | 0      | 0      | 0   |

#### Standard Cell Example: OR-AND-INVERT



| IN <sub>1</sub> | $IN_2$ | $IN_3$ | OUTN |
|-----------------|--------|--------|------|
| 0               | 0      | Х      | 1    |
| Х               | Х      | 0      | 1    |
| 1               | Х      | 1      | 0    |
| Х               | 1      | 1      | 0    |

#### Standard Cell Example: Inverter







### Standard Cell Example: XOR







# Standard Cell Example: D Flip-







#### Digital Standard Cell Library Design Flow



### Standard Cell Physical Structure

- Standard cell layout structure is fully defined by the purpose for which they are designed: use in physical synthesis tool
- Because minimizing routing area is more important to achieving a small die size than minimizing the size of the cells, it is best to design cells so that they are best suited for the place and route tools in use.

#### Standard Cell Physical Structure: Unit Tile

- Placement uses vertical and horizontal grid in which cells are placed
- All the cells in the library are designed to be multiple to unit tile



#### Standard Cell Physical Structure

- Cells are placed in rows, next to each other
- One cells structure continue previous one
- Cells on neighbor rows are flipped so that they can share same supply



#### Standard Cell Physical Structure (2)



### Standard Cell Physical Structure (3)

- All vertical sizes are fixed in a cell as one cell should be continuation of the other one
  - Cell height
  - N-Well height
  - Bus width
- Horizontal size is constrained by vertical grid
  - Cells should be multiple of grid steps
- Pin placement is important for routing
  - Pins should be placed on grid vertices
  - Distance between pins should enable connecting to both without DRC errors

### Deliverables

- Two types of deliverables
  - Data: views, files
    - Needed by the design flow or process in which cells are to be used
  - Documentation, reports, etc.
    - Needed by library users to be introduced to library

#### Necessary Data For Digital Design Flow



# Cell Logic Model

- Cell logic model is generated by characterization process
- Cell model contains
  - Cell name, pins, pin directions
  - Functionality
  - Timing parameters
  - Power parameters
  - Other parameters if needed by EDA tool
    - Pin capacitances
    - etc.



### **Characterization Goal**

- Characterization computes cell parameter (e.g. delay, output current) depending on input variables: output load, input slew, etc.
- Characterization is preformed for various combinations of operating conditions: process, voltage, temperature (also called PVT corners).



### **Characterization Flow**



# Cell Library Logic Model File

- Synopsys Liberty Format (.lib)
  - Library (.lib) is a text file
  - Content:
    - Cell Function
    - Delays
    - Rise/Fall Times
    - Cell Area
    - Pin Directions
    - Pin Capacitances
    - etc.

```
library (Digital Std Lib) {
technology (cmos);
delay model : table lookup;
cell(AND2) {
  area : 2;
  pin(A) {
   direction : input;
  pin(B) {
   direction : input;
  pin(Z) {
   direction : output;
   function : "A*B";
    timing() {
       related pin : "A" ;
       timing type : "combinational";
       cell rise(...) { values("1.0020, 1.1280"}
       rise transition(...) { values("0.2069, 0.3315"}
       cell fall(...) { values("1.0720, 1.2060"); }
       fall transition(...) { values("0.2187, 0.3333"); }
 } /* end of cell */
} /* end of library*/
```

### FRAM (Abstract) View of Cell

 Abstract views contain only minimal data needed for placement and routing.





### FRAM (Abstract) View Content

 Abstract view contain physical information of standard and macro cells necessary for placement



# Library Exchange Format (LEF)

- LEF file is the text-based format containing cell physical abstract model contents
  - Cell geometries
  - Pin geometries
  - Blockages

٠

. . .

• Pin antenna information

CLASS BLOCK ; FOREIGN single port bbb; ORIGIN 00: SIZE 774 BY 547 ; SYMMETRY X Y R90; **PIN OUT DIRECTION INPUT ; USE SIGNAL:** PORT LAYER M3 : RECT 420.180 625.650 420.960 625.810 ; END END OUT OBS LAYER M1 ; RECT 0.000 0.000 774.000 547.000 ; END END single\_port\_bbb

MACRO single\_port\_bbb

#### The Benefits of Text-Based and Binary Formats Text-based format

- Human readable
- Interoperable
- Can be modified
- Butch processing is possible (using scripts)

- Programs do not waste time on conversion to internal representation
- Usually smaller in size than text equivalent

# Digital Standard Cell Library Deliverables

- Logic libraries: Timing, Power
- Footprint (LEF/FRAM) Physical Libraries
- Library GDSII Layouts
- SPICE netlists
- Verilog/VHDL simulation models
- Databook in PDF format
- Datasheets containing timing tables (HTML)
- Layouts' Design Rule Check (DRC) Reports
- Layout versus Schematics (LVS) Check reports
- Simulation results

## IC Design Flow: Participants

- Digital design engineers
- Test engineers
- Layout engineers
- CAD engineers
- Semiconductor manufacturers

## **IC** Fabrication

- Semiconductor fabrication performs the following works:
  - Reruns the design
  - Generates masks
  - Performs photolithography process
  - IC Packaging
  - IC Testing
  - Delivers ICs



#### Structure Deration in Deep Submicron Processes



0.15µ







130nm



0.18µ



90nm




## **Double Patterning**

Design





Wafer

## **Double Patterning Lithography**



BARC (bottom anti-reflection coating)
Oxide (HM)



LELE Double Patterning (Poly Lines – Dual Hardmask) source: KLA Tencor URL: http://www.sematech.org/meetings/archives/litho/8376/pres/O-DS-01 Robertson KLA-T.pdf