# DEPARTMENT OF COMPUTER SYSTEM ENGINEERING 

Digital Integrated Circuits - ENCS333

## Dr. Khader Mohammad Lecture \#7

Static CMOS Logic

## Digital Integrated Circuits

|  | Subject |  |
| :---: | :---: | :---: |
| 1 | Introduction to Digital Integrated Circuits Design |  |
| 2 | Semiconductor material: pn-junction, NMOS, PMOS |  |
| 3 | IC Manufacturing and Design Metrics CMOS |  |
| 4 | Transistor Devices and Logic Design The CMOS inverter |  |
| 5 | Combinational logic structures |  |
| 6 | Layout of an Inverter and basic gates |  |
| 8 | Static \& Dynamic CMOS Logic |  |
| 9 | Sequential logic gates; Latches and Flip-Flops |  |
|  | Parasitic Capacitance Estimation |  |
|  | Device modeling parameterization from I-V curves. |  |
|  | Short Test |  |
|  | Arithmetic building blocks |  |
|  | Interconnect: R, L and C-Wire modeling |  |
|  | Timing |  |
|  | Power dissipation; |  |
|  | SPICE Simulation Techniques ( Project ) |  |
|  | Memories and array structures |  |
|  | Midterm |  |
|  | Clock Distribution |  |
|  | Supply and Threshold Voltage Scaling |  |
|  | Reliability and IC qualification process |  |
|  | Advanced Voltage Scaling Techniques |  |

- https://github.com/siwS/vlsi/blob/master/vl si 2011/MW3.1.7/MW3.1.7/rules/cmos65n .rul
- http://ptm.asu.edu/
- www.mosis.orgwww.mosis.org


## Agenda

- General complementary logic design, perspective, stick-figure circuit diagrams
- •Examples: constructing PDN/PUN duals,
logic -> circuit, circuit -> logic,
circuit -> layout, layout -> circuit,
cross sectional views of layout


## What is a MOSFET?

A resistor: $\quad R_{\mathrm{n}}=\frac{1}{\mu_{\mathrm{n}} C_{\mathrm{ox}}\left(V_{\mathrm{GS}}-V_{\mathrm{Tn}}\right)}\left(\frac{L}{W}\right)$

- (among other things ...) Increasing W decreases the resistance; allows more current to flow

Oxide capacitance $C_{\mathrm{ox}}=\varepsilon_{\mathrm{ox}} / t_{\mathrm{ox}}\left[\mathrm{F} / \mathrm{cm}^{2}\right]$
Transconductance $\beta_{\mathrm{n}}=\mu_{\mathrm{n}} C_{\mathrm{ox}}\left(\frac{W}{L}\right)=k_{\mathrm{n}}^{\prime}\left(\frac{W}{L}\right)$
Gate capacitance $C_{\mathrm{G}}=C_{o x} W L[F]$

## nFET vs. pFET

$$
\begin{aligned}
\boldsymbol{R}_{\mathrm{n}}=\frac{1}{\beta_{\mathrm{n}}\left(V_{\mathrm{DD}}-\boldsymbol{V}_{\mathrm{Tn}}\right)} & \beta_{\mathrm{n}}=\mu_{\mathrm{n}} C_{\mathrm{ox}}\left(\frac{W}{\boldsymbol{L}}\right)_{\mathrm{n}} \\
\boldsymbol{R}_{\mathrm{p}}=\frac{1}{\beta_{\mathrm{p}}\left(V_{\mathrm{DD}}-\left|V_{\mathrm{Tp}}\right|\right.} \quad & \beta_{\mathrm{p}}=\mu_{\mathrm{p}} C_{\mathrm{ox}}\left(\frac{\boldsymbol{W}}{\boldsymbol{L}}\right)_{\mathrm{p}} \\
\frac{\mu_{\mathrm{n}}}{\mu_{\mathrm{p}}}=r & \begin{array}{c}
\text { Typically } \\
(2 . .3)
\end{array}
\end{aligned}
$$

( $\mu$ is the carrier mobility through device)
(We will return to this later ...)

## Complementary Design



- PMOS "Pull-Up" Network (PUN)
- NMOS "Pull-Down" Network (PDN)


## Why Division?



PMOS will pass a" 1 " NMOS will pass a " 0 "


NMOS will not pass a"1"
PMOS will not pass a "0"

## Implements Arbitrary Logic



- Pull-Up Network: on when function $=1$
- Pull-Down Network: on when function $=0$


## Static CMOS: Perspective

- "Static" as in "output is logic function of inputs, and, given stable inputs, does not change over time"
- Propagation delay function of load capacitance and resistance of transistors


## PROS:

- Full rail-to-rail swing; high noise margins
- Logic levels not dependent upon relative device sizes
- Always a path to Vdd or Gnd in steady state; low output impedance
- Extremely high input resistance; nearly zero steady-state input current
- No direct path steady state between power and ground; no static power dissipation


## CONS:

- $N$ inputs => 2 N transistors in design


## Constructing the Dual



Transistors in parallel are in series in dual; transistors in series are in parallel in dual

This is the physical realization of DeMorgan's theorems: $-A+B=A \cdot B[!(A+B)=!A \cdot!B$ or ! $(A \mid B)=!A \&!B]$
$\cdot A \cdot B=A+B[!(A \cdot B)=!A+!B$ or $!(A \& B)=!A \mid!B]$

## Complex CMOS Gate



## Constructing a Complex Gate


(a) pull-down network

(b) Deriving the pull-up network hierarchically by identifying sub-nets

(c) complete gate

## Complex CMOS Gate

Constructing the Dual


Constructing the Dual

OUT

## Examples: Logic <-> Circuit

$\operatorname{XOR}[$ out $=\sim(\bar{A} \bar{B}+A B)]$


## Examples: Logic <-> Circuit

out $=\sim(\bar{A} \cdot(\bar{C}+B \bar{D}))$


## Examples: Layout <-> Circuit

## NOT ALL LAYOUTS ARE CREATED EQUAL

Let's look at two "equivalent" approaches
\#1

$F=\operatorname{NOT}(A(B+C+D))$

\#2


## Examples: Layout <-> Circuit




## Stick Diagrams

- Introduced by Mead \& Conway in 80's
- Every line of conduction-material layer is represented by line of distinct color



## Stick Diagrams

In terms of stick diagrams, we thus say that an nFET is formed whenever

## Red (Poly) crosses over Green (Active)



This is consistent with a top view of the transistor.
A pFET is described by the same "red over groen" coding, but the crossing point is contained within an nWell boundary


## Stick Diagrams

The rules for constructing stick diagrams are based on the characteristics of the conducting layers.

- Only the routing is important, not the line widths
- Red over $\underset{(\text { (Poly) }}{\text { (Adive) }}$ gives a FET

- Blue may cross over green or red without a connection (Metal1)
(Active) (Poly)

Active


## Stick Diagrams

Connections between layers are specified by $\mathbf{X}$


## Stick Diagrams

Metal lines on different layers can cross one another. Contacting two metal lines requires a via


## Stick Diagrams



2-input NAND


## Examples



4-input NOR


## Examples

$$
\text { out }=\sim(A \cdot(C+B D))
$$




For PUN, either reroute poly or cut $p$ diff

## Schematic Design Goal

- The aim of schematic design is to create a circuit which works at operating conditions defined in specification and have the parameter values needed
- Schematic design
- Structural synthesis
- Parametric synthesis
- Parametric optimization


## Circuit Selection

- Usually a known circuit structure is selected
- Design can find a convenient structure which is known to be good for the problem being solved



## Schematic Design



## Parametric Optimization

- Each device has configurable parameters
- Schematic designer changes these parameters to get a circuit which meets the specification


W - gate width, L - gate length


W - resistor width, L - resistor length

Transistor gate width and length, or resistor dimensions can be changed to change their electrical characteristics.

## Layout Versus Schematic (LVS)



Yes
Next step

## Layout Parasitic Extraction (LPE)

- There is a parasitic extractor tool which calculates parasitic devices present in layout adds them back to circuit



## Simulation of Extracted Netlist



## Deliverables

- Completed design is a set of files which represent different design views:
- SPICE netlist format is used to deliver schematic view
- GDSII binary format is used to deliver layout of the circuit



## SPICE Description Example

- SPICE is a hardware description language (HDL) which enables to describe circuit at device level
- It has text-based format so is readable and can be easily modified


```
Inverter.sp
.subckt inverter
    mt1 out in vdd nmos I = 0.1u w = 0.75u
    mt2 out in vdd pmos I = 0.1u w = 0.55u
.ends
```


## An Example of GDSII File

## - GDSII is binary format, therefore it is not readable




## Cell Based Automated Design



## Concept of Automated Design

- Any digital function can be easily converted to a logic circuit. Synthesis tool uses this to automatically synthesize circuit from functional description.
$Y=(a+b) \&(c \oplus d) \& e$



# Concept of Automated Design 

 (2)- If primitive (standard) cells are previously designed, large number of various digital circuits can be built using these parts



## Basic Steps of Synthesis

## Circuit description

## Logic Synthesis

## Logic Circuit

Physical Synthesis

## Layout of finished design

Design
Compiler

IC
Compiler


## Digital IC Specification

- Description of Digital IC functionality
- With the help of Verilog or VHDL in the specification
- An example of specification line:
- if incoming_call AND line_is_available then RING;
- The specifications of contemporary Digital IC can contain millions of lines, can be created by a collective of numerous participants within a few months


## Logic Synthesis

- Logic synthesis is the process which produces logic circuit from circuit description



## Logic Synthesis (2)

- Logic synthesis also optimizes the circuit.
- The problem:
- circuit simply created from function can possibly operate not as expected.


The delay of U1 element will affect final result


Additional elements should be added to the circuit to ensure correct operation

## Main Optimization Trade-Offs

- Circuit design is a tradeoff of timing, power and area
- Timing optimization
- Goal: small delays
- Power optimization
- Goal: low power consumption
- Area optimization
- Goal: small area

Same function: $Y=a+b+c+d$


Total power:~6


Total power:~5

## Test Creation

- Automatic test patterns (ATPG) are generated for synthesized circuit that can be used to test the design after fabrication.



## Physical Synthesis

- Physical synthesis is the process that produces layout of logic circuit.



## Physical Synthesis Steps

- Floorplanning
- Placement
- Routing


## Floorplanning

- During the floorplanning step the overall cell is defined, including: cell size, supply network, etc.


Floorplan

## Placement

- Placement - exact placement of modules (modules can be standard cells, IPs)
- The goal is to minimize the total area and interconnect length


Cells from a circuit


Floorplan


Placed design

## Unit Tile

- Placement uses grid in which cells are placed
- Floorplanning 'unit tile’ cell to build this grid
- Unit tile is defined by a library developer
- All the cells in the library are designed to be multiple to unit tile



## Routing

- Routing connects placed cells according to schematic
- The goal is minimal impact of interconnects on circuit operation


Placed
design


Routed design

## Digital IC Design Flow



## Design Environment of Logic Synthesis

Constraints


Design Environment of Physical Synthesis


## Circuit Optimization During Physical Synthesis

- Physical synthesis not only places and routes the cells of a circuit but also optimizes the cell as required by the designer
- Optimizations
- Area
- Interconnect length
- Power density
- Clock distribution


## Physical Synthesis Circuit Optimization Example: Clock Delay Problems

- All clock pins are driven by a single clock source



## Physical Synthesis Circuit Optimization Example: Clock Tree Synthesis

- A buffer tree is built to balance the loads and minimize the delays



## Digital Standard Cell Library

- Digital standard cell library (DSCL) is a set of cells which is used to design large ICs
- Cell number can be minimal, but the larger and more comprehensive is the set the more flexible will be synthesis, and the better will be the resulting circuit operation.


## Digital Standard Cell Library:

 Gates- Boolean logic is a set of functions defined on binary valued variables
- Variable values may be defined in any of several ways: $\{1,0\},\{$ True,False\}, \{On,Off\}, \{High,Low\}, \{2.5V,0V\}, \{VDD, VSS\}
- A logic function performs transformation on a set of boolean variables and constants


## Basic Logic Gates

NOT or INV: $\operatorname{NOT}(0)=1, \operatorname{NOT}(1)=0$


$$
\mathrm{C}=\overline{\mathrm{A}}
$$

AND: AND $(1,1)=1$, otherwise 0

$C=A B$

OR: $\operatorname{OR}(0,0)=0$, otherwise 1


## Basic Logic Gates (2)

NAND: NOT(AND)


NAND: NOT(AND)


## Basic Logic Gates (3)

$\operatorname{XOR}: \operatorname{XOR}(0,1)=\operatorname{XOR}(1,0)=1$, otherwise 0


$$
\mathrm{C}=\mathrm{A} \oplus \mathrm{~B}
$$

XNOR: NOT(XOR) (Equivalent Gate)

$\mathrm{C}=\overline{\mathrm{A} \oplus \mathrm{B}}$

## Standard Cell Specification Example

- The SAED_EDK32/28_CORE Digital Standard Cell Library will be built using SAED32/28nm 1P9M $1.05 \mathrm{~V} / 1.8 \mathrm{~V} / 2.5 \mathrm{~V}$ design rules.
- The library will be created aimed at optimizing the main characteristics of designed integrated circuits by its help.
- The library will include typical miscellaneous combinational and sequential logic cells for different drive strengths.
- Besides, the library will contain all the cells which are required for different styles of low power (multi-voltage, multi-threshold) designs. Those are: Isolation Cells, Level Shifters, Retention Flip-Flops, Always-on Buffers and Power Gating Cells.
- The presence of all these cells will provide the support of integrated circuits design with different core voltages to minimize dynamic and leakage power.


# Low Power Design Techniques Overview 

Clock Gating


Static Multi Voltage (MV)
MV with power gating


## Standard Cell General Information

| Symbol | State |
| :--- | :--- |
| L ("0") | LOW Logic Level |
| H ("1") | HIGH Logic Level |
| $Z$ | High-impedance State |
| LH ("0" $\rightarrow$ "1") | LOW to HIGH Transition |
| HL ("1" $\rightarrow 00$ ") | HIGH to LOW Transition |
| $X$ | Either HIGH or LOW Logic Level |

## Operating Conditions

- SAED_EDK32/28_CORE Digital Standard Cell Library specification is given for 1.2 V operation. The used process technology will be SAED32/28nm 1P9M $1.05 \mathrm{~V} / 1.8 \mathrm{~V} / 2.5 \mathrm{~V}$, but only the 1 P 1 M option will be used.

| Parameter | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply (VDD) range | 0.945 | 1.05 | 1.061 | V |
| Operating Temperature range | -40 | +25 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Frequency (F) | - | 300 | - | MHz |

# DC Parameters and Measurement Conditions of Digital Cells 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | Voltage <br> Transfer Characteristic | - | VTC |  | DC functional dependence between input and output voltages. |
| 2. | Output high level voltage (nominal) | V | $\mathrm{V}_{\mathrm{OHN}}=\mathrm{V}_{\mathrm{DD}}$ |  | Output high voltage at nominal condition, usually equals to $V_{D D}$ |
| 3. | Output low level voltage (nominal) | V | $\begin{gathered} \mathrm{V}_{\mathrm{OLN}}=0 \\ \left(\mathrm{~V}_{\mathrm{OLN}}=\mathrm{V}_{\mathrm{SS}}\right) \end{gathered}$ |  | Output low voltage at nominal condition, usually $\mathrm{V}_{\mathrm{OLN}}=0$ |
| 4. | Switching point voltage | V | $\mathrm{V}_{\text {SP }}$ |  | Point on VTC where VOUT = VIN |

# DC Parameters and Measurement Conditions of Digital Cells (2) 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5. | Output high level minimum voltage | V | $\mathrm{V}_{\text {OHMIN }}$ |  | Highest output voltage at slope $=-1$ |
| 6. | Output low level maximum voltage | V | $V_{\text {OLmax }}$ |  | Lowest output voltage at slope $=-1$ |
| 7. | Input minimum high voltage | V | $\mathrm{V}_{\text {IHMIN }}$ |  | Highest input voltage at slope $=-1$ |
| 8. | Input maximum low voltage | V | $\mathrm{V}_{\text {ILMAX }}$ |  | Lowest input voltage at slope $=-1$ |

# DC Parameters and Measurement Conditions of Digital Cells (3) 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9. | High state noise Margin | V | $\mathrm{NMH}=\mathrm{V}_{\text {OHMIN }}-\mathrm{V}_{\text {IHMIN }}$ |  | The maximum input noise voltage which does not change the output state when its value is subtracted from the input high level voltage |
| 10. | Low state noise margin | V | NML $=\mathrm{V}_{\text {ILMAX }}-\mathrm{V}_{\text {OLMAX }}$ |  | The maximum input noise voltage which does not change the output state when added to the input low level voltage |
| 11. | Static leakage current consumption at output on high state | uA | $I_{\text {LEAKH }}$ | None | The current consumed when the output is high |
| 12. | Leakage power consumption (dissipation) at output | pW | $\mathrm{P}_{\text {LEAKL }}=\mathrm{V}_{\text {DD }} \times \mathrm{I}_{\text {LEAK }}$ | None | The power consumed when the output is high |

DC Parameters and Measurement Conditions of Digital Cells (4)

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13. | Leakage power consumption <br> (dissipation) at output on <br> high state | pW | $\mathrm{P}_{\text {LEAKL }}=\mathrm{V}_{\mathrm{DD}} \times \mathrm{I}_{\text {LEAKH }}$ | None | The power <br> consumed when <br> the output is high |
| 14. | Leakage power consumption <br> (dissipation) at output on <br> high state | pW | PLEAKL=VDD $\times$ ILEAKL | None | The power <br> consumed when <br> the output is low |

# AC Parameters and Measurement Conditions of Digital Cells 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | Rise transition time | ns | $\mathrm{t}_{\mathrm{R}}$ |  | The time it takes a driving pin to make a transition from $\mathrm{kV}_{\mathrm{DD}}$ to ( 1 k) $\mathrm{V}_{\mathrm{DD}}$ value. Usually $\mathrm{k}=0.1$ (also possible $k=0.2,0.3$, etc) |
| 2. | Fall transition time | ns | $t_{\text {F }}$ |  | The time it takes a driving pin to make a transition from ( $1-\mathrm{k}$ ) $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{kV} \mathrm{DD}_{\mathrm{DD}}$ value. Usually $\mathrm{k}=0.1$ (also possible $k=0.2,0.3$, etc) |
| 3. | Propagation delay low-to-high (Rise propagation) | ns | $\begin{gathered} \mathrm{t}_{\mathrm{PLH}} \\ \left(\mathrm{t}_{\mathrm{PR}}\right) \end{gathered}$ |  | Time difference between the input signal crossing a $0.5 \mathrm{~V}_{D D}$ and the output signal crossing its $0.5 \mathrm{~V}_{\mathrm{DD}}$ when the output signal is changing from low to high |

## AC Parameters and Measurement Conditions of Digital Cells (2)

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4. | Propagation delay high-to-low (Fall propagation) | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}} \\ & \left(\mathrm{t}_{\mathrm{PF}}\right) \end{aligned}$ |  | Time difference between the input signal crossing a $0.5 \mathrm{~V}_{\mathrm{DD}}$ and the output signal crossing its $0.5 \mathrm{~V}_{\mathrm{DD}}$ when the output signal is changing from high to low |
| 5. | Average supply current | uA |  |  | The power supply current average value for a period ( T ) |
| 6. | Supply peak current | uA | $\begin{gathered} \mathrm{I}_{\mathrm{VDDPEAK}}= \\ \left.=\underset{\mathrm{max}\left(\mathrm{I}_{\mathrm{VDD}}(\mathrm{t})\right)}{ }=\mathrm{T}\right] \end{gathered}$ |  | The peak value of power supply current within one period (T) |
| 7. | Dynamic power dissipation | pW | $\begin{gathered} \mathrm{P}_{\mathrm{DISDYN}}= \\ =I_{\mathrm{VDDAVG}} \times \mathrm{V}_{\mathrm{DD}} \end{gathered}$ |  | The average power consumed from the power supply |
| 8. | Power-delay product | nJ | $\begin{gathered} \text { PD=PDISDYN } \mathrm{x} \\ \mathrm{x} \max \\ \text { (tPHL,tPLH) } \end{gathered}$ |  | The product of consumed power and the largest propagation delay |

# AC Parameters and Measurement Conditions of Digital Cells (3) 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

# AC Parameters and Measurement Conditions of Digital Cells (4) 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14. | Hold time (only for flip-flops or latches) | ns | $t_{\text {H }}$ |  | The minimum period in which the input data to a flip-flop or a latch must remain stable after the active edge of the clock has occurred |
| 15. | Clock-to-output time (only for flip-flops or latches) | ns | $\mathrm{t}_{\text {CLKQ }}$ |  | The amount of time that takes the output signal to change after clock's active edge is applied |
| 16. | Removal time (only for flip-flops or latches with asynchronous Set or Reset). | ns | $t_{\text {REM }}$ |  | The minimum time in which the asynchronous Set or Reset pin to a flip-flop or latch must remain enabled after the active edge of the clock has occurred |

# AC Parameters and Measurement Conditions of Digital Cells (5) 

| N | Parameter | Unit | Symbol | Figure | Definition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 17. | Recovery time (only for flip-flops and latches with asynchronous Set or Reset) | ns | $t_{\text {REC }}$ |  | The minimum time in which Set or Reset must be held stable after being deasserted before next active edge of the clock occurs |
| 18. | From high to Z-state entry time, (only for tri-state output cells) | ns | $t_{\text {HZ }}$ |  | The amount of time that takes the output to change from high to Z-state after control signal is applied |
| 19. | From low to Z-state entry time, (only for tri-state output cells) | ns | $t_{\text {LZ }}$ |  | The amount of time that takes the output to change from low to Z -state after control signal is applied |
| 20. | From Z to high-state exit time <br> (only for tri-state output cells) | ns | $\mathrm{t}_{\mathrm{zH}}$ |  | The amount of time that takes the output to change from $Z$ to high-state after control signal is applied |
| 21. | From Z to low-state exit time <br> (only for tri-state output cells) | ns | $\mathrm{t}_{\mathrm{zL}}$ |  | The amount of time that takes the output to change from $Z$ to low-state after control signal is applied |
| 22. | Input pin capacitance | pF | $\mathrm{C}_{\text {IN }}$ |  | Defines the load of an output pin |
| 23. | Maximum capacitance | pF | $\mathrm{C}_{\text {MAX }}$ |  | Defines the maximum total capacitive load that an output pin can drive |

## Standard Cell List Example

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | Inverters. Buffers |  |  |
| 1. | Inverters | $1 \times \mathrm{C}_{\text {sl }}$ | INVX1 |
| 2. | Inverters | $2 \times \mathrm{C}_{\text {s }}$ | INVX2 |
| 3. | Non-inverting Buffer | $4 \times \mathrm{C}_{\text {s }}$ | NBUFFX4 |
| 4. | Non-inverting Buffer | $8 \times \mathrm{C}_{\text {s }}$ | NBUFFX8 |
| 5. | Tri-state inverting inverting Buffer W/ Low active enable | $2 \mathrm{Cb}_{\text {s }}$ | TIBUFFL1X2 |
| 6. | Tri-state inverting inverting Buffer W/ Low active enable | $3 \times \mathrm{C}_{\text {s }}$ | TIBUFF1X3 |

## Standard Cell List Example (2)

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | Logic Gates |  |  |
| 7. | AND 2-input | $2 \times \mathrm{C}_{\text {sl }}$ | AND2X2 |
| 8. | AND 2-input | $3 \times \mathrm{C}_{\text {sl }}$ | AND2X3 |
| 9. | NAND 2-input | $2 \times \mathrm{C}_{\text {sl }}$ | NAND2X2 |
| 10. | NAND 2-input | $3 \times \mathrm{C}_{\text {sl }}$ | NAND2X3 |
| 11. | OR 2-input | $3 \times \mathrm{C}_{\text {s }}$ | OR2X3 |
| 12. | OR 2-input | 4 CC Cl | OR2X4 |
| 13. | NOR 2-input | $2 \times \mathrm{C}_{\text {sl }}$ | NOR2X2 |
| 14. | NOR 2-input | $3 \times \mathrm{C}_{\text {sı }}$ | NOR2X3 |

## Standard Cell List Example (3)

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | Complex Logic Gates |  |  |
| 15. | AND OR 2/1 | $2 \times \mathrm{C}_{\text {s }}$ | AO21X2 |
| 16. | AND OR 2/1 | $3 \times \mathrm{C}_{\text {s }}$ | AO21X3 |
| 17. | AND-OR-Invert 2/1 | $2 \times \mathrm{C}_{\text {s }}$ | AOI21X2 |
| 18. | AND-OR Invert 2/1 | $3 \times \mathrm{C}_{\text {s }}$ | AOI21X3 |
| 19. | OR AND 2/2 | $3 \times \mathrm{C}_{\text {sl }}$ | OA22X3 |
| 20. | OR AND 2/2/1 | $2 \times \mathrm{C}_{\text {s }}$ | OA221X2 |
| 21. | OR AND Invert 2/2/1 | $2 \times \mathrm{C}_{\text {sl }}$ | OAI221X2 |
| 22. | OR AND Invert 2/2/1 | $3 \times \mathrm{C}_{\text {s }}$ | OAI221X3 |
| 23. | OR AND Invert 2/2/2 | $3 \times \mathrm{C}_{\text {s }}$ | OAI222X2 |

## Standard Cell List Example (4)

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | Multiplexers |  |  |
| 24. | Multiplexer 2 to 1 | $2 \times \mathrm{C}_{\text {s }}$ | MUX21X2 |
| 25. | Multiplexer 2 to 1 | $3 \times \mathrm{C}_{\text {s }}$ | MUX21X3 |
| 26. | Multiplexer 4 to 1 | $2 \times \mathrm{C}_{\text {s }}$ | MU421X2 |
| 27. | Multiplexer 4 to 1 | $3 \times \mathrm{C}_{\mathrm{s}}$ | MUX41X3 |
|  | Decoders |  |  |
| 28. | Decoder 2 to 4 | $2 \times \mathrm{C}_{\text {s }}$ | DEC24X2 |
| 29. | Decoder 2 to 4 | $3 \times \mathrm{C}_{\text {s }}$ | DEC24X3 |
|  | Adders and Subtractors |  |  |
| 30. | Half Adder 1 bit | $2 \times \mathrm{C}_{\text {s }}$ | HADDX2 |
| 31. | Half Adder 1 bit | $3 \times \mathrm{C}_{\text {s }}$ | HADDX2 |
| 32. | Full Adder 1 bit | $2 \times \mathrm{C}_{\text {s }}$ | FADDX2 |

## Standard Cell List Example (5)

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | D Flip-Flops |  |  |
| 32. | Pos edge D Flip-Flop | $2 \times \mathrm{C}_{\text {sl }}$ | DFFX2 |
| 33. | Pos edge D Flip-Flop | $4 \times \mathrm{C}_{\text {sl }}$ | DFFX4 |
| 34. | Pos edge D Flip-Flop, w/ Async low active Set | $2 \times \mathrm{C}_{\text {sl }}$ | DFFASBX2 |
| 35. | Pos edge D Flip-Flop, w/ Async low active Set | $4 \times \mathrm{C}_{\text {sl }}$ | DFFASBX4 |
| 36. | Neg edge D Flip-Flop | $2 \times \mathrm{C}_{\text {sl }}$ | DFFNX2 |
| 37. | Neg edge D Flip-Flop | $4 \times \mathrm{C}_{\text {sl }}$ | DFFNX |
| 38. | Neg edge D Flip-Flop, w/ Async low active Set | $2 \times \mathrm{C}_{\text {sl }}$ | DFFNASBX2 |
| 39. | Neg edge D Flip-Flop, w/ Async low active Set | $4 \times \mathrm{C}_{\text {sl }}$ | DFFNASBX4 |
|  | Scan D Flip-Flops |  |  |
| 40. | Scan Pos edge D Flip-Flop | $2 \mathrm{C}_{\text {sl }}$ | SDFFX2 |
| 41. | Scan Pos edge D Flip-Flop | $4 \times \mathrm{C}_{\text {sl }}$ | SDFFX4 |
| 42. | Scan Pos edge D Flip-Flop w/ Async low active Set | $2 \times \mathrm{C}_{\text {sl }}$ | SDFFASBX2 |
| 43. | Scan Pos edge D Flip-Flop w/ Async low active Set | $4 \times \mathrm{C}_{\text {sl }}$ | SDFFASBX4 |
| 44 | Scan Neg edge D Flip-Flop | $2 \times \mathrm{C}_{\text {sl }}$ | SDFFNX2 |
| 45. | Scan Neg edge D Flip-Flop | $4 \times \mathrm{C}_{\text {sl }}$ | SDFFNX4 |
| 46. | Scan Neg edge D Flip-Flop w/ Async low active Set | $2 \times \mathrm{C}_{\text {sl }}$ | SDFFNASBX2 |
| 47. | Scan Neg edge D Flip-Flop w/ Async low active Set | $4 \times \mathrm{C}_{\text {sl }}$ | SDFFNASBX4 |

## Standard Cell List Example (6)

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | Latches |  |  |
| 48. | RS NAND Latch | $2 \times \mathrm{C}_{\text {s }}$ | LNANDX2 |
| 49. | RS NAND Latch | $4 \mathrm{XC}_{\text {s }}$ | LNANDX4 |
|  | Delay Lines |  |  |
| 50. | Non-inverting Delay Line, 0.5 ns | $2 \times \mathrm{C}_{\text {s }}$ | DELLN1D1 |
| 51. | Non-inverting Delay Line, 0.75 ns | $2 \times \mathrm{C}_{\text {s }}$ | DELLN1D2 |
|  | Pass Gates |  |  |
| 52. | Pass Gate | $2 \mathrm{C}_{\text {sl }}$ | PGX2 |
| 53. | Pass Gate | $3 \times \mathrm{C}_{\text {s }}$ | PGX3 |
| Bi-directional Switches |  |  |  |
| 54. | Bi-directional Switch w/ High-active Enable | $2 \times \mathrm{C}_{\text {s }}$ | BSHEX2 |
| 55. | Bi-directional Switch w/ High-active Enable | $3 \times \mathrm{C}_{\text {sl }}$ | BSHEX3 |
|  | Isolation Cells |  |  |
| 56. | Hold 1 Isolation Cell(Logic AND) | $2 \times \mathrm{C}_{\text {sl }}$ | ISOLANDX2 |
| 57. | Hold 1 Isolation Cell(Logic AND) | $4 \times \mathrm{C}_{\text {sl }}$ | ISOLANDX4 |
|  | Level Shifters |  |  |
| 58. | Low to High Level Shifter | 2 CC Cl | LSUPX2 |
| 59. | High to High Level Shifter | $4 \times \mathrm{C}_{\text {sl }}$ | LSDNX4 |
| 60. | High to High Level Shifter | $16 \times \mathrm{C}_{\text {s }}$ | LSDNX16 |

## Standard Cell List Example (7)

| No | Cell Description | Drive Strength | Cell Name |
| :---: | :---: | :---: | :---: |
|  | Retention Flip-Flops |  |  |
| 61. | Pos edge Retention D Flip-Flop | $2 \times \mathrm{C}_{\text {s }}$ | DRFFX2 |
| 62. | Pos edge Retention D Flip-Flop | $4 \times \mathrm{C}_{\text {sl }}$ | DRFFX4 |
| 63. | Pos edge Retention D Flip-Flop, w/ Async low active Reset | $2 \times \mathrm{C}_{\text {s }}$ | DRFFARBX2 |
| 64. | Pos edge Retention D Flip-Flop, w/ Async low active Reset | $4 \times \mathrm{C}_{\text {s }}$ | DRFFARBX4 |
|  | Power Gating Cells |  |  |
| 65. | Header Cell | $4 \times \mathrm{C}_{\text {s }}$ | HEADX4 |
| 66. | Footer Cell | $4 \times \mathrm{C}_{\text {sl }}$ | FOOTX4 |
|  | Always on Cells |  |  |
| 67. | Always on Non-inverting Buffer | $2 \times \mathrm{C}_{\text {s }}$ | AOBUFX2 |
| 68. | Always on Non-inverting Buffer | $4 \times \mathrm{C}_{\text {sl }}$ | AOBUFX4 |
| 69. | Always on Pos edge D Flip-Flop, w/ Async low active Reset | $2 \times \mathrm{C}_{\text {s }}$ | AODFFASBX2 |
| 70. | Always on Pos edge D Flip-Flop, w/ Async low active Reset | $4 \times \mathrm{C}_{\text {s }}$ | AODFFASBX2 |
|  | Additional Cells |  |  |
| 71. | Tie High |  | TIEH |
| 72. | Tie Low |  | TIEL |
| 73. | Antenna Diode |  | ANTENNA |
| 74. | Decoupling Capacitance |  | DCAP |
|  | Fillers |  |  |
| 75. | Filler Cell 1grid width |  | FILL1 |
| 76. | Filler Cell 2grid width |  | FILL2 |
| 77. | Double height filler Cell 1 grid width |  | DHFILL1 |
| 78. | Double height filler Cell 4grid width |  | DHFILL4 |

## Standard Cell Example: Inverter



## Standard Cell Example: ANDOR



| $\mathbb{N}_{1}$ | $\mathbb{N}_{2}$ | $\mathbb{N}_{3}$ | OUT |
| :---: | :---: | :---: | :---: |
| 1 | 1 | $X$ | 1 |
| $X$ | $X$ | 1 | 1 |
| 0 | $X$ | 0 | 0 |
| $X$ | 0 | 0 | 0 |

## Standard Cell Example: OR-ANDINVERT



| $\mathbb{N}_{1}$ | $\mathbb{N}_{2}$ | $\mathbb{N}_{3}$ | OUTN |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $X$ | 1 |
| $X$ | $X$ | 0 | 1 |
| 1 | $X$ | 1 | 0 |
| $X$ | 1 | 1 | 0 |

## Standard Cell Example: Inverter



## Standard Cell Example: XOR



## Standard Cell Example: D Flip-

 Flop

Digital Standard Cell Library Design Flow


## Standard Cell Physical Structure

- Standard cell layout structure is fully defined by the purpose for which they are designed: use in physical synthesis tool
- Because minimizing routing area is more important to achieving a small die size than minimizing the size of the cells, it is best to design cells so that they are best suited for the place and route tools in use.

Standard Cell Physical Structure: Unit Tile

- Placement uses vertical and horizontal grid in which cells are placed
- All the cells in the library are designed to be multiple to unit
 tile


## Standard Cell Physical Structure

- Cells are placed in rows, next to each other
- One cells structure continue previous one
- Cells on neighbor rows are flipped so that they can share same supply



## Standard Cell Physical Structure (2)



| $\quad$ Parameter | Symbol |
| :--- | :--- |
| Cell height | $H$ |
| Power rail width | $W_{1}$ |
| Vertical grid | $W_{2}$ |
| Horizontal grid | $W_{3}$ |
| N-Well height | $W_{4}$ |

## Standard Cell Physical Structure (3)

- All vertical sizes are fixed in a cell as one cell should be continuation of the other one
- Cell height
- N-Well height
- Bus width
- Horizontal size is constrained by vertical grid
- Cells should be multiple of grid steps
- Pin placement is important for routing
- Pins should be placed on grid vertices
- Distance between pins should enable connecting to both without DRC errors


## Deliverables

- Two types of deliverables
- Data: views, files
- Needed by the design flow or process in which cells are to be used
- Documentation, reports, etc.
- Needed by library users to be introduced to library


## Necessary Data For Digital Design

## Flow



## Cell Logic Model

- Cell logic model is generated by characterization process
- Cell model contains
- Cell name, pins, pin directions
- Functionality
- Timing parameters
- Power parameters
- Other parameters if needed by EDA tool

- Pin capacitances
- etc.


## Characterization Goal

- Characterization computes cell parameter (e.g. delay, output current) depending on input variables: output load, input slew, etc.
- Characterization is preformed for various combinations of operating conditions: process, voltage, temperature (also called PVT corners).


## Input Slew




## Characterization Flow



## Cell Library Logic Model File

- Synopsys Liberty Format (.lib)
- Library (.lib) is a text file
- Content:
- Cell Function
- Delays
- Rise/Fall Times
- Cell Area
- Pin Directions
- Pin Capacitances
- etc.

```
library (Digital_Std_Lib) {
technology (cmos);
delay_model : table_lookup;
cell(AND2) {
    area : 2;
    pin(A) {
    direction : input;
}
pin(B) {
    direction : input;
}
pin(Z) {
    direction : output;
    function: "A*B";
    timing() {
        related_pin : "A";
        timing_type : "combinational" ;
        cell_rise(...) { values("1.0020, 1.1280"}
        rise_transition(...) { values("0.2069, 0.3315"}
        cell_fall(...) { values("1.0720, 1.2060"); }
        fall_transition(...) { values("0.2187, 0.3333"); }
    }
    }
}/* end of cell */
} /* end of library*/
```


## FRAM (Abstract) View of Cell

- Abstract views contain only minimal data needed for placement and routing.



## FRAM (Abstract) View Content

- Abstract view contain physical information of standard and macro cells necessary for placement



## Library Exchange Format (LEF)

- LEF file is the text-based format containing cell physical abstract model contents
- Cell geometries
- Pin geometries
- Blockages
- Pin antenna information
$\qquad$

```
MACRO single_port_bbb
CLASS BLOCK ;
FOREIGN single_port_bbb ;
ORIGIN 00;
SIZE 774 BY 547;
SYMMETRY X Y R90;
PIN OUT
DIRECTION INPUT;
USE SIGNAL;
PORT
LAYER M3 ;
RECT 420.180 625.650 420.960 625.810;
END
END OUT
OBS
LAYER M1;
RECT 0.000 0.000 774.000 547.000;
END
END single_port_bbb
```


## The Benefits of Text-Based and Binary Formats <br> Text-based format <br> Binary format

- Human readable
- Interoperable
- Can be modified
- Butch processing is possible (using scripts)
- Programs do not waste time on conversion to internal representation
- Usually smaller in size than text equivalent


## Digital Standard Cell Library Deliverables

- Logic libraries: Timing, Power
- Footprint (LEF/FRAM) Physical Libraries
- Library GDSII Layouts
- SPICE netlists
- Verilog/VHDL simulation models
- Databook in PDF format
- Datasheets containing timing tables (HTML)
- Layouts' Design Rule Check (DRC) Reports
- Layout versus Schematics (LVS) Check reports
- Simulation results


## IC Design Flow: Participants

- Digital design engineers
- Test engineers
- Layout engineers
- CAD engineers
- Semiconductor manufacturers


## IC Fabrication

- Semiconductor fabrication performs the following works:
- Reruns the design
- Generates masks
- Performs photolithography proces^ ${ }^{\text {c }}$
- IC Packaging
- IC Testing
- Delivers ICs


## Structure Deration in Deep Submicron Processes



130 nm


## Optical Proximity Correction (OPC) <br> $$
)
$$ <br> Design



## Double Patterning

Design

Mask 1
Mask 2


## Double Patterning Lithography



Pattern Photoresist with $1^{\text {st }}$ pattern


Etch Pattern in poly (HM) Strip Resist \& BARC

Coat 2 ${ }^{\text {nd }}$ Barc \& Resist Layers


Pattern Photoresist with $2^{\text {nd }}$ pattern

Open BARC Etch
\& Etch $2^{\text {nd }}$ Oxide $H M$

Strip Resist \& BARC Etch HM Pattern Into Poly

Strip HM

LELE Double Patterning (Poly Lines - Dual Hardmask) source: KLA Tencor URL: http://www.sematech.org/meetings/archives/litho/8376/pres/O-DS-01 Robertson KLA-T.pdf

